Claims

[c1]   1.A method of integrating at least one high voltage
metal oxide semiconductor (HVMOS) device and at least
one Submicron metal oxide semiconductor (Submicron
MOS) device on a substrate comprising:
providing the substrate;
forming a plurality of shallow trenches having different
depths on a surface of the substrate; and
forming a plurality of silicon oxide layers filling up the
shallow trenches, a top of each of the silicon oxide layers
being in the shape of a mushroom.

[c2]   2.The method of claim 1 wherein a depth of the shallow
trenches of the Submicron metal oxide semiconductor
device is greater than a depth of the shallow trenches of
the high voltage metal oxide semiconductor device.

[c3]   3.The method of claim 2 wherein the shallow trenches of
the high voltage metal oxide semiconductor device com-
prises drift shallow trenches and isolation shallow
trenches.

[c4]   4.The method of claim 3 wherein a depth of the isolation
shallow trenches is greater than a depth of the drift

shallow trenches.

[c5]   5.The method of claim 3 wherein two drift ion implantation regions are formed underneath the drift shallow trenches in an active region of the high voltage metal oxide semiconductor device.

[c6]   6.The method of claim 3 wherein two isolation ion implantation regions are formed underneath the isolation shallow trenches to isolate the high voltage metal oxide semiconductor device and the Submicron metal oxide semiconductor device.

[c7]   7.The method of claim 1 wherein to form a plurality of shallow trenches having different depths comprises the following steps:

forming a pad oxide layer on the surface of the substrate;

forming a silicon nitride layer on a surface of the pad oxide layer;

forming a first hard mask patterns on a surface of the silicon nitride layer;

performing a first etching process to remove portions of the silicon nitride layer and the substrate not covered by the first hard mask patterns to form a plurality of shallow trenches of the high voltage metal oxide semiconductor device;

forming a second hard mask patterns on the surface of the silicon nitride layer; and

performing a second etching process to remove portions of the silicon nitride layer and the substrate not covered by the second hard mask patterns to form a plurality of shallow trenches of the Submicron metal oxide semiconductor device.

[c8]   8.The method of claim 7 wherein the first hard mask patterns are defined by a first mask produced by tooling database of at least one active region outside the Submicron metal oxide semiconductor device.

[c9]   9.The method of claim 7 wherein the second hard mask patterns are defined by a second mask produced by tooling database of at least one active region of the Submicron metal oxide semiconductor device.

[c10]   10.The method of claim 7 wherein to form a plurality of silicon oxide layers having the tops in the shape of a mushroom comprises the following steps:

performing an isotropic etching process to remove portions of the silicon nitride layer along an interface of the pad oxide layer and the silicon nitride layer;

forming a silicon oxide layer on the surface of the substrate, and the silicon oxide layer filling up the shallow trenches;

performing a chemical mechanical polishing (CMP) pro-
cess to remove the silicon oxide layer above a top sur-
face of the silicon nitride layer so that a top surface of
the silicon oxide layer is aligned with the top surface of
the silicon nitride layer; and
removing the silicon nitride layer.

[c11]   11.The method of claim 10 further comprising a step for
forming a linear oxide layer in an inner surface of the
shallow trenches after performing the isotropic etching
process.

[c12]   12.The method of claim 10 wherein a thickness of the
silicon nitride layer removed by the isotropic etching
process is 100 to 300Å.

[c13]   13.The method of claim 10 wherein the silicon oxide
layer is formed by performing an atmospheric pressure
chemical vapor deposition (APCVD) process.

[c14]   14.The method of claim 1 wherein to form the silicon
oxide layers having the tops in the shape of a mushroom
is to prevent a kink effect.

[c15]   15.A method of integrating at least one high voltage
metal oxide semiconductor (HVMOS) device and at least
one Submicron metal oxide semiconductor (Submicron
MOS) device on a substrate comprising:

providing the substrate of a first conductive type;

forming a deep well region of the Submicron metal oxide semiconductor device of a second conductive type;

forming a plurality of shallow trenches having different depths on a surface the substrate; and

forming a plurality of silicon oxide layers filling up the shallow trenches, a top of each of the silicon oxide layers being in the shape of a mushroom.

[c16]   16.The method of claim 15 wherein the first conductive type and the second conductive type are opposite to each other.

[c17]   17.The method of claim 16 wherein the first conductive type is P type, and the second conductive type is N type.

[c18]   18.The method of claim 16 wherein the first conductive type is N type and the second conductive type is P type.

[c19]   19.The method of claim 15 wherein a depth of the shallow trenches of the Submicron metal oxide semiconductor device is greater than a depth of the shallow trenches of the high voltage metal oxide semiconductor device.

[c20]   20.The method of claim 19 wherein the shallow trenches of the high voltage metal oxide semiconductor device comprises drift shallow trenches and isolation shallow trenches.

[c21]   21.The method of claim 20 wherein a depth of the isolation shallow trenches is greater than a depth of the drift shallow trenches.

[c22]   22.The method of claim 20 wherein two drift ion implantation regions are formed underneath the drift shallow trenches in an active region of the high voltage metal oxide semiconductor device.

[c23]   23.The method of claim 20 wherein two isolation ion implantation regions are formed underneath the isolation shallow trenches to isolate the high voltage metal oxide semiconductor device and the Submicron metal oxide semiconductor device.

[c24]   24.The method of claim 15 wherein to form a plurality of shallow trenches having different depths comprises the following steps:
forming a pad oxide layer on the surface of the substrate;
forming a silicon nitride layer on a surface of the pad oxide layer;
forming a first hard mask patterns on a surface of the silicon nitride layer;
performing a first etching process to remove portions of the silicon nitride layer and the substrate not covered by

the first hard mask patterns to form a plurality of shallow trenches of the high voltage metal oxide semiconductor device;

forming a second hard mask patterns on the surface of the silicon nitride layer; and

performing a second etching process to remove portions of the silicon nitride layer and the substrate not covered by the second hard mask patterns to form a plurality of shallow trenches of the Submicron metal oxide semiconductor device.

[c25] 25. The method of claim 24 wherein the first hard mask patterns are defined by a first mask produced by tooling database of at least one active region outside the Submicron metal oxide semiconductor device.

[c26] 26. The method of claim 24 wherein the second hard mask patterns are defined by a second mask produced by tooling database of at least one active region of the Submicron metal oxide semiconductor device.

[c27] 27. The method of claim 24 wherein to form a plurality of silicon oxide layers having the tops in the shape of a mushroom comprises the following steps:

performing an isotropic etching process to remove portions of the silicon nitride layer along an interface of the pad oxide layer and the silicon nitride layer;

forming a silicon oxide layer on the surface of the substrate, and the silicon oxide layer filling up the shallow trenches;

performing a chemical mechanical polishing (CMP) process to remove the silicon oxide layer above a top surface of the silicon nitride layer so that a top surface of the silicon oxide layer is aligned with the top surface of the silicon nitride layer; and

removing the silicon nitride layer.

[c28]   28.The method of claim 27 further comprising a step for forming a linear oxide layer in an inner surface of the shallow trenches after performing the isotropic etching process.

[c29]   29.The method of claim 27 wherein a thickness of the silicon nitride layer removed by the isotropic etching process is 100 to 300Å.

[c30]   30.The method of claim 27 wherein the silicon oxide layer is formed by performing an atmospheric pressure chemical vapor deposition (APCVD) process.

[c31]   31.The method of claim 15 wherein to form the silicon oxide layers having the tops in the shape of a mushroom is to prevent a kink effect.

[c32]   32.The method of claim 15 wherein the high voltage

metal oxide semiconductor device is operated at +/- high voltage.

[c33] 33. The method of claim 15 wherein the deep well region is used to prevent a back bias effect when the high voltage metal oxide semiconductor device is operated at +/- high voltage.